feat:接入iverilog工具
- 将iverilog可以随着插件的下载而下载 - 用户输入自然语言就可以控制生成对应的VCD文件
This commit is contained in:
6
tools/iverilog/lib/ivl/blif-s.conf
Normal file
6
tools/iverilog/lib/ivl/blif-s.conf
Normal file
@ -0,0 +1,6 @@
|
||||
functor:synth2
|
||||
functor:synth
|
||||
functor:syn-rules
|
||||
functor:cprop
|
||||
functor:nodangle
|
||||
flag:DLL=blif.tgt
|
||||
6
tools/iverilog/lib/ivl/blif.conf
Normal file
6
tools/iverilog/lib/ivl/blif.conf
Normal file
@ -0,0 +1,6 @@
|
||||
functor:synth2
|
||||
functor:synth
|
||||
functor:syn-rules
|
||||
functor:cprop
|
||||
functor:nodangle
|
||||
flag:DLL=blif.tgt
|
||||
BIN
tools/iverilog/lib/ivl/blif.tgt
Normal file
BIN
tools/iverilog/lib/ivl/blif.tgt
Normal file
Binary file not shown.
BIN
tools/iverilog/lib/ivl/cadpli.vpl
Normal file
BIN
tools/iverilog/lib/ivl/cadpli.vpl
Normal file
Binary file not shown.
BIN
tools/iverilog/lib/ivl/ivl.exe
Normal file
BIN
tools/iverilog/lib/ivl/ivl.exe
Normal file
Binary file not shown.
BIN
tools/iverilog/lib/ivl/ivlpp.exe
Normal file
BIN
tools/iverilog/lib/ivl/ivlpp.exe
Normal file
Binary file not shown.
BIN
tools/iverilog/lib/ivl/libbz2-1.dll
Normal file
BIN
tools/iverilog/lib/ivl/libbz2-1.dll
Normal file
Binary file not shown.
BIN
tools/iverilog/lib/ivl/libgcc_s_seh-1.dll
Normal file
BIN
tools/iverilog/lib/ivl/libgcc_s_seh-1.dll
Normal file
Binary file not shown.
BIN
tools/iverilog/lib/ivl/libhistory8.dll
Normal file
BIN
tools/iverilog/lib/ivl/libhistory8.dll
Normal file
Binary file not shown.
BIN
tools/iverilog/lib/ivl/libreadline8.dll
Normal file
BIN
tools/iverilog/lib/ivl/libreadline8.dll
Normal file
Binary file not shown.
BIN
tools/iverilog/lib/ivl/libstdc++-6.dll
Normal file
BIN
tools/iverilog/lib/ivl/libstdc++-6.dll
Normal file
Binary file not shown.
BIN
tools/iverilog/lib/ivl/libtermcap-0.dll
Normal file
BIN
tools/iverilog/lib/ivl/libtermcap-0.dll
Normal file
Binary file not shown.
BIN
tools/iverilog/lib/ivl/libwinpthread-1.dll
Normal file
BIN
tools/iverilog/lib/ivl/libwinpthread-1.dll
Normal file
Binary file not shown.
4
tools/iverilog/lib/ivl/null-s.conf
Normal file
4
tools/iverilog/lib/ivl/null-s.conf
Normal file
@ -0,0 +1,4 @@
|
||||
functor:synth2
|
||||
functor:synth
|
||||
functor:syn-rules
|
||||
flag:DLL=null.tgt
|
||||
1
tools/iverilog/lib/ivl/null.conf
Normal file
1
tools/iverilog/lib/ivl/null.conf
Normal file
@ -0,0 +1 @@
|
||||
flag:DLL=null.tgt
|
||||
BIN
tools/iverilog/lib/ivl/null.tgt
Normal file
BIN
tools/iverilog/lib/ivl/null.tgt
Normal file
Binary file not shown.
6
tools/iverilog/lib/ivl/pcb-s.conf
Normal file
6
tools/iverilog/lib/ivl/pcb-s.conf
Normal file
@ -0,0 +1,6 @@
|
||||
functor:synth2
|
||||
functor:synth
|
||||
functor:syn-rules
|
||||
functor:cprop
|
||||
functor:nodangle
|
||||
flag:DLL=pcb.tgt
|
||||
3
tools/iverilog/lib/ivl/pcb.conf
Normal file
3
tools/iverilog/lib/ivl/pcb.conf
Normal file
@ -0,0 +1,3 @@
|
||||
functor:cprop
|
||||
functor:nodangle
|
||||
flag:DLL=pcb.tgt
|
||||
BIN
tools/iverilog/lib/ivl/pcb.tgt
Normal file
BIN
tools/iverilog/lib/ivl/pcb.tgt
Normal file
Binary file not shown.
6
tools/iverilog/lib/ivl/sizer-s.conf
Normal file
6
tools/iverilog/lib/ivl/sizer-s.conf
Normal file
@ -0,0 +1,6 @@
|
||||
functor:synth2
|
||||
functor:synth
|
||||
functor:syn-rules
|
||||
functor:cprop
|
||||
functor:nodangle
|
||||
flag:DLL=sizer.tgt
|
||||
6
tools/iverilog/lib/ivl/sizer.conf
Normal file
6
tools/iverilog/lib/ivl/sizer.conf
Normal file
@ -0,0 +1,6 @@
|
||||
functor:synth2
|
||||
functor:synth
|
||||
functor:syn-rules
|
||||
functor:cprop
|
||||
functor:nodangle
|
||||
flag:DLL=sizer.tgt
|
||||
BIN
tools/iverilog/lib/ivl/sizer.tgt
Normal file
BIN
tools/iverilog/lib/ivl/sizer.tgt
Normal file
Binary file not shown.
6
tools/iverilog/lib/ivl/stub-s.conf
Normal file
6
tools/iverilog/lib/ivl/stub-s.conf
Normal file
@ -0,0 +1,6 @@
|
||||
functor:synth2
|
||||
functor:synth
|
||||
functor:syn-rules
|
||||
functor:cprop
|
||||
functor:nodangle
|
||||
flag:DLL=stub.tgt
|
||||
3
tools/iverilog/lib/ivl/stub.conf
Normal file
3
tools/iverilog/lib/ivl/stub.conf
Normal file
@ -0,0 +1,3 @@
|
||||
functor:cprop
|
||||
functor:nodangle
|
||||
flag:DLL=stub.tgt
|
||||
BIN
tools/iverilog/lib/ivl/stub.tgt
Normal file
BIN
tools/iverilog/lib/ivl/stub.tgt
Normal file
Binary file not shown.
BIN
tools/iverilog/lib/ivl/system.vpi
Normal file
BIN
tools/iverilog/lib/ivl/system.vpi
Normal file
Binary file not shown.
BIN
tools/iverilog/lib/ivl/v2005_math.vpi
Normal file
BIN
tools/iverilog/lib/ivl/v2005_math.vpi
Normal file
Binary file not shown.
BIN
tools/iverilog/lib/ivl/v2009.vpi
Normal file
BIN
tools/iverilog/lib/ivl/v2009.vpi
Normal file
Binary file not shown.
BIN
tools/iverilog/lib/ivl/va_math.vpi
Normal file
BIN
tools/iverilog/lib/ivl/va_math.vpi
Normal file
Binary file not shown.
7
tools/iverilog/lib/ivl/vhdl-s.conf
Normal file
7
tools/iverilog/lib/ivl/vhdl-s.conf
Normal file
@ -0,0 +1,7 @@
|
||||
functor:synth2
|
||||
functor:synth
|
||||
functor:syn-rules
|
||||
functor:cprop
|
||||
functor:nodangle
|
||||
-t:dll
|
||||
flag:DLL=vhdl.tgt
|
||||
4
tools/iverilog/lib/ivl/vhdl.conf
Normal file
4
tools/iverilog/lib/ivl/vhdl.conf
Normal file
@ -0,0 +1,4 @@
|
||||
functor:cprop
|
||||
functor:nodangle
|
||||
flag:DLL=vhdl.tgt
|
||||
flag:DISABLE_CONCATZ_GENERATION=true
|
||||
BIN
tools/iverilog/lib/ivl/vhdl.tgt
Normal file
BIN
tools/iverilog/lib/ivl/vhdl.tgt
Normal file
Binary file not shown.
BIN
tools/iverilog/lib/ivl/vhdl_sys.vpi
Normal file
BIN
tools/iverilog/lib/ivl/vhdl_sys.vpi
Normal file
Binary file not shown.
BIN
tools/iverilog/lib/ivl/vhdl_textio.vpi
Normal file
BIN
tools/iverilog/lib/ivl/vhdl_textio.vpi
Normal file
Binary file not shown.
BIN
tools/iverilog/lib/ivl/vhdlpp.exe
Normal file
BIN
tools/iverilog/lib/ivl/vhdlpp.exe
Normal file
Binary file not shown.
7
tools/iverilog/lib/ivl/vlog95-s.conf
Normal file
7
tools/iverilog/lib/ivl/vlog95-s.conf
Normal file
@ -0,0 +1,7 @@
|
||||
functor:synth2
|
||||
functor:synth
|
||||
functor:syn-rules
|
||||
functor:nodangle
|
||||
functor:exposenodes
|
||||
flag:DLL=vlog95.tgt
|
||||
flag:DISABLE_CONCATZ_GENERATION=true
|
||||
2
tools/iverilog/lib/ivl/vlog95.conf
Normal file
2
tools/iverilog/lib/ivl/vlog95.conf
Normal file
@ -0,0 +1,2 @@
|
||||
flag:DLL=vlog95.tgt
|
||||
flag:DISABLE_CONCATZ_GENERATION=true
|
||||
BIN
tools/iverilog/lib/ivl/vlog95.tgt
Normal file
BIN
tools/iverilog/lib/ivl/vlog95.tgt
Normal file
Binary file not shown.
BIN
tools/iverilog/lib/ivl/vpi_debug.vpi
Normal file
BIN
tools/iverilog/lib/ivl/vpi_debug.vpi
Normal file
Binary file not shown.
7
tools/iverilog/lib/ivl/vvp-s.conf
Normal file
7
tools/iverilog/lib/ivl/vvp-s.conf
Normal file
@ -0,0 +1,7 @@
|
||||
functor:synth2
|
||||
functor:synth
|
||||
functor:syn-rules
|
||||
functor:cprop
|
||||
functor:nodangle
|
||||
flag:DLL=vvp.tgt
|
||||
flag:VVP_EXECUTABLE=/c/Source/iverilog-install/bin/vvp
|
||||
4
tools/iverilog/lib/ivl/vvp.conf
Normal file
4
tools/iverilog/lib/ivl/vvp.conf
Normal file
@ -0,0 +1,4 @@
|
||||
functor:cprop
|
||||
functor:nodangle
|
||||
flag:DLL=vvp.tgt
|
||||
flag:VVP_EXECUTABLE=/c/Source/iverilog-install/bin/vvp
|
||||
BIN
tools/iverilog/lib/ivl/vvp.tgt
Normal file
BIN
tools/iverilog/lib/ivl/vvp.tgt
Normal file
Binary file not shown.
BIN
tools/iverilog/lib/ivl/zlib1.dll
Normal file
BIN
tools/iverilog/lib/ivl/zlib1.dll
Normal file
Binary file not shown.
Reference in New Issue
Block a user